

8253

Programmable Interval Timer
iAPX86 Family
MILITARY INFORMATION

8253

DISTINCTIVE CHARACTERISTICS


- SMD/DESC qualified
- Both Binary and BCD counting
- Single +5-V supply
- Three independent 16-bit counters
- DC to 5 MHz
- Programmable counter modes
- Bus-oriented I/O

GENERAL DESCRIPTION

The 8253 is a programmable counter/timer chip designed for use with 8080A/8085A microprocessors. It uses NMOS technology with a single +5-V supply and is a direct replacement for Intel's 8253/8253-5.

Each device is organized as three independent 16-bit counters, each counter having a rate of up to 5 MHz. All modes of operation are software-programmable. For improved performance devices, see the Am9513A System Timing Controller.

BLOCK DIAGRAM




BD003760

Power { +5 V
Supplies { GND

Publication # 07935 Rev. B Amendment /0
Issue Date: November 1987

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation.

MILITARY ORDERING INFORMATION

Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of:

- a. Military Drawing Part Number
- b. Device Type
- c. Case Outline
- d. Lead Finish



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

| Valid Combinations | |
|--------------------|----|
| 5962-8752001 | JX |
| 5962-8752003 | |

Group A Tests


Group A tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

MILITARY ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

| Valid Combinations | |
|--------------------|------|
| 8253 | /BJA |
| 8253-5 | |

Group A Tests

Group A Tests consist of Subgroups
1, 2, 3, 7, 8, 9, 10, 11.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +150°C
 Voltage On Any Pin
 with Respect to Ground -0.5 to +7.0 V
 Power Dissipation 1 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices
 Temperature (T_C) -55 to 125°C
 Supply Voltage (V_{CC}) 5 V ±10%
 Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS

over operating range (for SMD/DESC and APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


| Parameter Symbol | Parameter Description | Test Conditions | 8253-5 | | 8253 | | Unit |
|------------------|--------------------------------|--|--------|-------------------------|-------|-------------------------|------|
| | | | Min. | Max. | Min. | Max. | |
| V _{IL} | Input LOW Voltage | V _{CC} = 5 V ±10% | -0.5* | 0.7 | -0.5* | 0.7 | V |
| V _{IH} | Input HIGH Voltage | V _{CC} = 5 V ±10% | 2.4 | V _{CC} + .5 V* | 2.2 | V _{CC} + .5 V* | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 1.6 mA, V _{CC} = 5 V ±10% | 0.45 | | 0.45 | | V |
| V _{OH} | Output HIGH Voltage | I _{OH} = -150 μA, V _{CC} = 5 V ±10% | 2.4 | | 2.4 | | V |
| I _{IL} | Input Load Current | V _{IN} = V _{CC} to 0 V, V _{CC} = Max. | | ±20 | | ±20 | μA |
| I _{OFL} | Output Float Leakage | V _{OUT} = V _{CC} to 0 V, V _{CC} = Max. | | ±20 | | ±20 | μA |
| I _{CC} | V _{CC} Supply Current | V _{CC} = 5 V, Output Unloaded Static (Note 1) | | 140 | | 140 | mA |

CAPACITANCE T_C = 25°C, V_{CC} = 5 V, GND = 0 V

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------------|-----------------------|---|------|------|------|------|
| C _{IN} † | Input Capacitance | f _c = 1 MHz | | | 10* | pF |
| C _{I/O} † | I/O Capacitance | Unmeasured pins returned to V _{SS} | | | 20* | pF |

*Guaranteed by design; not tested.
 †Not included in Group A tests.

SWITCHING TEST WAVEFORM



SWITCHING CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 2)

| No. | Parameter Symbol | Parameter Description | 8253 | | 8253-5 | | Unit |
|---------------------------------------|---------------------------|---|------|------|--------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | |
| 1 | t _{AR} | Address Stable Before <u>READ</u> | 50 | | 30 | | ns |
| 2 | t _{RA} | Address Hold Time for <u>READ</u> | 5 | | 5 | | ns |
| 3 | t _{RR} | <u>READ</u> Pulse Width | 400 | | 300 | | ns |
| 4 | t _{RD} (Note 3) | Data Delay from <u>READ</u> | | 300 | | 200 | ns |
| 5 | t _{DF} | <u>READ</u> to Data Floating | 25 | 105 | 25 | 100 | ns |
| 6 | t _{RV} | Recovery Time Between <u>READ</u> and Any Other Control Signal | 1 | | 1 | | μs |
| WRITE CYCLE | | | | | | | |
| 7 | t _{AW} | Address Stable Before <u>WRITE</u> | 50 | | 30 | | ns |
| 8 | t _{WA} | Address Hold Time for <u>WRITE</u> | 30 | | 30 | | ns |
| 9 | t _{WW} | <u>WRITE</u> Pulse Width | 400 | | 300 | | ns |
| 10 | t _{DW} | Data Setup Time for <u>WRITE</u> | 300 | | 250 | | ns |
| 11 | t _{WD} | Data Hold Time for <u>WRITE</u> | 40 | | 30 | | ns |
| 12 | t _{RV} | Recovery Time Between <u>WRITE</u> and Any Other Control Signal | 1 | | 1 | | μs |
| CLOCK AND GATE TIMING (Note 2) | | | | | | | |
| 13 | t _{CLK} | Clock Period | 380 | DC | 380 | DC | ns |
| 14 | t _{PWH} | HIGH Pulse Width | 230 | | 230 | | ns |
| 15 | t _{PWL} | LOW Pulse Width | 150 | | 150 | | ns |
| 16 | t _{GW} | Gate Width HIGH | 150 | | 150 | | ns |
| 17 | t _{GL} | Gate Width LOW | 100 | | 100 | | ns |
| 18 | t _{GS} | Gate Setup Time to CLK ₁ | 100 | | 100 | | ns |
| 19 | t _{GH} | Gate Hold Time After CLK ₁ | 55 | | 55 | | ns |
| 20 | t _{OD} (Note 3) | Output Delay from CLK ₁ | | 400 | | 400 | ns |
| 21 | t _{ODG} (Note 3) | Output Delay from Gate ₁ | | 300 | | 300 | ns |

Notes: 1. t_{CC} is measured in a static condition with no output loads applied.

2. Test Conditions: V_{CC} = 5 V ± 10%
V_{IL} = 0.45 V, V_{IH} = 2.4 V
V_{OL} = 0.8 V, V_{OH} = 2.2 V
I_{OL} = 1.6 mA, I_{OH} = 150 μA

3. Test Condition: C_L = 100 pF ± 20 pF.